代写辅导接单-EESM 5310

欢迎使用51辅导,51作业君孵化低价透明的学长辅导平台,服务保持优质,平均费用压低50%以上! 51fudao.top

EESM 5310 Power Management Circ & Sys: Project 2

Project 2 Description

Grouping: Project 2 is an individual project.

Deadline: May 5, 2025, 11:59pm (Monday)

Submission: You may scan your report and submit it to Canvas.

Project Topic: Switched-Inductor Converter with PWM Voltage-

Mode Control (and/or Current-Mode Control)

1. Design of building blocks: bias circuit, R C oscillator, error-

T T

amplifier, comparator, driver, power stage, Type I compensation

circuit (for current-mode control, add current sensor, compensation

ramp, V2I conversion stage)

2. For reference voltages, you may use ideal voltage source.

3. Simulation of individual blocks, and converter closed-loop

simulation on line regulation, load regulation, line transient, load

transient, efficiency

You may consider bonus designs:

(a) to add peripheral circuits: such as soft start, over-current

protection, etc.;

(b) to achieve a fast response: choose Type-II or Type-III

compensation.

HKUST 2025 Spring Project 2 – 1 Ki

EESM 5310 Power Management Circ & Sys: Project 2

Project Report:

(A) Calculations:

For your project, come up with your design specifications. During your

design phase, you should show adequate details of your calculations on

how the specifications are met (such as inductor, capacitor, loop gain

function, settling time, efficiency, etc.)

(B) Circuit Design, Schematics and Simulation:

Except for trivial circuits such as logic gates, all functional blocks

should be simulated.

For switching converters, the important simulation waveforms are the

output voltage V (t), the inductor current I (t), the switching node V ;

o ℓ x

and simulation results for line and load regulations, line and load

transients, and efficiency.

N. B.

(1) All circuit schematics should have a white background, and

should be drawn using proper graphic software such as

Powerpoint or Visual. Cadence schematics are unreadable and

can only appear in Appendix. Otherwise, marks will be deducted.

(2) All simulation results should have a white background.

Simulation figures with a black background will have marks

deducted.

HKUST 2025 Spring Project 2 – 2 Ki

EESM 5310 Power Management Circ & Sys: Project 2

Grading of Closed-Loop Switch Mode Power Converter

Design:

Bias circuit

Error amplifier

Comparator

R C oscillator

T T

SR flip flop

Power switch and driver (from Project 1)

Active diode (from Project 1)

Loop-gain function (+ Bode plots)

Compensator design (+ Bode plots)

Simulations:

CCM simulation

DCM simulation

Line regulation

Load regulation

Line transient

Load transient

Efficiency

HKUST 2025 Spring Project 2 – 3 Ki

51作业君

Email:51zuoyejun

@gmail.com

添加客服微信: abby12468